--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.685 ns
From           : SRAM_DQ[8]
To             : nios_ii:u2|cpu:the_cpu|d_readdata_d1[24]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.170 ns
From           : nios_ii:u2|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]
To             : SRAM_ADDR[1]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.215 ns
From           : altera_internal_jtag~TDIUTAP
To             : nios_ii:u2|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'SDRAM_PLL:u1|altpll:altpll_component|_clk1'
Slack          : 1.368 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 115.85 MHz ( period = 8.632 ns )
From           : nios_ii:u2|cpu:the_cpu|ic_fill_tag[11]
To             : nios_ii:u2|cpu:the_cpu|i_readdata_d1[19]
From Clock     : SDRAM_PLL:u1|altpll:altpll_component|_clk1
To Clock       : SDRAM_PLL:u1|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : 9.942 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 99.42 MHz ( period = 10.058 ns )
From           : nios_ii:u2|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address
To             : nios_ii:u2|sdram:the_sdram|m_data[7]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 120.29 MHz ( period = 8.313 ns )
From           : sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]
To             : nios_ii:u2|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[10]
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'SDRAM_PLL:u1|altpll:altpll_component|_clk1'
Slack          : 0.391 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : nios_ii:u2|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_read_request
To             : nios_ii:u2|clock_0:the_clock_0|clock_0_slave_FSM:slave_FSM|slave_read_request
From Clock     : SDRAM_PLL:u1|altpll:altpll_component|_clk1
To Clock       : SDRAM_PLL:u1|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : nios_ii:u2|sdram:the_sdram|i_cmd[3]
To             : nios_ii:u2|sdram:the_sdram|i_cmd[3]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

